| 1 | TITLE OF THE INVENTION |
|----|--|
| 2 | High Speed Timeslot Assignment Unit and Method for a TDMA |
| 3 | Communication System |
| 4 | BACKGROUND OF THE INVENTION |
| 5 | Field of the Invention |
| 6 | The present invention relates generally to TDMA or TDMA/TDD |
| 7 | (time division multiple access/time division duplex) wireless communication |
| 8 | systems, and more specifically to a timeslot assignment system and method |
| 9 | for a TDMA or TDMA/TDD wireless communication system. |
| 10 | Description of the Related Art |
| 11 | Fig. 1 illustrates a prior art timeslot assignment unit of a TDMA/TDD |
| 12 | cell-site station of a mobile communication network. The prior art timeslot |
| 13 | assignment unit includes a reception unit 10, a slot status memory 11, a |
| 14 | control data generation/sequence control (CDG/SC) unit 12 and an |
| 15 | assignment table 13. Reception unit 10 is arranged to receive information |
| 16 | indicating requirements, or assignment terms to be met for each timeslot to |
| 17 | be assigned. In response to an assignment request signal, the reception unit |
| 18 | 10 accesses the status memory 11 to check to see if the timeslots requested can |
| 19 | be accommodated or not, and sends back a response to the requesting source |
| 20 | with an indication as to the check result. If all the requested timeslots can be |
| 21 | accommodated, the reception unit 10 sends an assignment command signal |
| 22 | to the CDG/SC unit 12. In response to the assignment command signal, the |
| 23 | CDG/SC unit 12 receives the assignment terms and produces therefrom a |
| 24 | plurality of control data and stores them into the assignment table 13, the |
| 25 | contents of which are used by a framing unit when a frame is formulated for |

| 1 | transmission. The control data stored in the assignment table 13 must be |
|---|---|
| 2 | reordered in such a sequence that it conforms to the sequence in which |
| 3 | frames are transmitted. However, the reordering is based on the memory |
| 4 | swapping principle, and hence it requires a complex logic circuit. Because of |
| 5 | the complex logic circuitry, the prior art timeslot assignment unit cannot |
| 6 | operate at a high speed. |
| 7 | SUMMARY OF THE INVENTION |
| 8 | It is therefore an object of the present invention to provide a high |

It is therefore an object of the present invention to provide a high speed timeslot assignment unit and method for TDMA or TDMA/TDD communication systems.

The high speed operation is attained by using pointer addressing instead of prior art memory swapping.

According to a first aspect, the present invention provides a slot assignment unit for use in a TDMA transmitter, which comprises first and second tables. A control data generation unit is provided for receiving assignment terms for a plurality of time slots and slot data from an external source, producing a set of assignment control data according to the assignment terms and the slot data and storing the set of assignment control data into an entry of the first table in response to a command signal applied thereto. A sequence controller analyzes a plurality of sets of assignment control data, produces a plurality of address pointers, and stores address pointers in the second table in such a sequence that the address pointers can be sequentially read out in a desired transmission sequence, and supplies the command signal to the control data generation unit in response to each of the address pointers.

According to a second aspect, the present invention provides a TDMA transmitter comprising a first table, a second table, a control data generation unit for receiving assignment terms for a plurality of time slots and slot data from an external source, producing a set of assignment control data according to the assignment terms and the slot data and storing the set of assignment control data into an entry of the first table in response to a command signal applied thereto. A sequence controller is provided for analyzing a plurality of sets of assignment control data, producing a plurality of address pointers, storing the address pointers in the second table in such a sequence that the address pointers can be sequentially read out from a starting address, and supplying the command signal to the control data generation unit in response to each of the address pointers. A framing unit sequentially reads address pointers from the starting address of the second table and reads assignment control data from entries of the first table specified by the read address pointers and formulates a frame with the read assignment control data.

According to a third aspect, the present invention provides a slot assignment method for a TDMA transmitter, comprising the steps of (a) receiving assignment terms for a plurality of time slots, (b) producing a set of assignment control data according to the assignment terms, (c) repeating steps (a) and (b) to produce a plurality of sets of assignment control data, (d) analyzing said plurality of sets of assignment control data, (e) storing one of said sets of assignment control data into an entry of a first table, (f) storing an address pointer in a second table corresponding to said entry of said first table, and (g) repeating steps (d) to (f) until all assignment control data are stored in the first table. The slot assignment method may further includes the

| 1 | steps of sequentially reading address pointers from a starting address of the |
|----|--|
| 2 | second table and reading assignment control data from the first table in |
| 3 | accordance with the read address pointers, and formulating a frame with the |
| 4 | read assignment control data. |
| 5 | BRIEF DESCRIPTION OF THE DRAWIGNS |
| 6 | The present invention will be described in detail further with reference |
| 7 | to the following drawings, in which: |
| 8 | Fig. 1 is a block diagram of a prior art slot assignment unit of a |
| 9 | TDMA/TDD cell-site station; |
| 10 | Fig. 2 is a block diagram of a TDMA/TDD cell-site system in which the |
| 11 | timeslot assignment unit of the present invention is incorporated; |
| 12 | Fig. 3 is a block diagram of the slot assignment unit of the present |
| 13 | invention; and |
| 14 | Fig. 4 is a flowchart of the operation of a sequence controller according |
| 15 | to the present invention. |
| 16 | DETAILED DESCRIPTION |
| 17 | Referring now to Fig. 2, there is shown a transceiver that can be used |
| 18 | in a demand-assigned dynamic TDMA (time division multiple access) system |
| 19 | or a dynamic TDMA/TDD (time division multiple access/time division |
| 20 | duplex) system in which a TDMA frame is segmented into timeslots (or |
| 21 | simply slots) and transmit/receive unit data, or packets (such as data packets |
| 22 | and control packets) are assigned to a plurality of slots and scheduled on an |
| 23 | on-demand basis. The transceiver is particularly designed to be used as a |
| 24 | cell-site station of a TDMA cellular mobile communication network. |
| 25 | The TDMA/TDD scheduling and framing functions of a cell-site |

| 1 | station is embodied in the transceiver of Fig. 2, in which the cell-site station is |
|----|---|
| 2 | comprised of a slot assignment unit 21, a TDMA/TDD framing unit 22 to |
| 3 | which a modem 29 is connected, a memory controller 13 with which a data |
| 4 | memory 24 is associated, a CPU 25, a ROM 26 and a RAM 27, all of which are |
| 5 | connected to a common bus 28. CPU 25 operates according to a programmed |
| 6 | routine stored in the ROM 16 to perform memory control, TDMA/TDD |
| 7 | scheduling, framing and slot assignment control. RAM 27 serves as a work |
| 8 | area for data to be processed by the CPU 25. Data memory 24 is accessed by |
| 9 | the memory controller 23 to store data to be transmitted to or received from |
| 10 | mobile terminals via the framing unit 22. |
| 11 | CPU 25 constantly monitors the contents of the data memory 24 via the |
| 12 | memory controller. When a data packet or a control packet is stored in the |
| 13 | data memory 24, the CPU 25 determines the size of the packet, the address of |
| 14 | the packet in the data memory 24, the packet type, and the destination |
| 15 | address and produces an assignment request signal containing these items of |
| 16 | slot data. CPU 25 further produces information regarding the requirements |
| 17 | or assignment terms to be met for each time slot to be assigned. The |
| 18 | assignment terms information include priority levels classified according to |
| 19 | communication services and urgency, type of packets, and uplink-to- |
| 20 | downlink ratio within the frame. |
| 21 | As shown in detail in Fig. 3, the slot assignment unit 21 is comprised of |
| 22 | a reception unit 30, a status memory 31, a control data generation (CDG) unit |
| 23 | 32, a control data table 33, a sequence controller 34 and an address pointer |
| 24 | table 35. |
| 25 | From the CPU 25, the reception unit 30 receives the assignment |

request signal and the assignment terms signal. In response to the
assignment request signal, the reception unit 30 calculates the number of slots
that can be assigned to TDMA frames based on data contained in the request

4 signal as well as on the assignment terms and accesses the status memory 31

5 to check to see if the determined slots can be accommodated or not by the

currently available slots, and sends back a response to the CPU 25 indicating

7 the result of the check.

6

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

If all the requested slots can be accommodated, the reception unit 30 sends an assignment command signal to the CDG unit 32. In response to the command signal, the CDG unit 32 receives the assignment request signal and the assignment terms signal from the reception unit 30. By using the assignment terms, the CDG unit 32 produces a set of assignment control data for the assignment unit (ten slots, for example) and produces a plurality of sets of assignment control data by repeatedly receiving assignment request signals. CDG unit 32 holds the sets of assignment control data until it receives a transfer command signal from the sequence controller 34 for each entry of the control data table 33.

Each set of assignment control data includes data type, mobile address, communication mode, starting address of slots in the data memory 24, the number of slots contained in an assignment unit, the address of the assigned slot in the data memory 24 and ancillary data. When each set of assignment control data is produced, the CDG unit 32 updates the slot status memory 31. When the slot status memory 31 is overflowed, assignment request from the CPU 25 will be rejected. For each assignment request from the CPU 25, a set of assignment control data is stored in one entry of the

control data memory 33.

Sequence controller 34 responds to the start timing signal from the framing unit 22 by analyzing a plurality of sets of assignment control data maintained in the CDG unit 32 and sequentially produces address pointers according to the TDMA slot assignment rule, indicating the addresses of the entries of the control data table 33. The address pointers are stored into an address pointer table 35 such that corresponding assignment control data are read out from the control data table 33 in the same sequence as time slots are transmitted from the cell-site station. Address pointer table 35 may be implemented in a configuration similar to a shift register in which stored address pointers are automatically shifted when a new address pointer is stored if the storage location of the new pointer is ahead of, or in between, the previously stored pointers.

As shown in Fig. 4, the write operation of the sequence controller 34 starts with decision step 41 when the start timing signal is received from the framing unit 22 and analyzes a plurality of sets of assignment control data maintained in the CDG unit 32 (step 42). At step 43, the sequence controller 34 supplies a transfer command signal to the CDG unit 32 to transfer its assignment control data into the first entry of the slot data table 33 and produces a corresponding address pointer and stores it in the first entry of the address pointer table 35 (step 44). If all assignment control data of the current assignment unit have been stored (step 45), the sequence controller 34 terminates the routine. If not, the sequence controller 34 returns to step 42 to repeat the same process until all assignment control data of the assignment unit are stored in the control data table 33 with their corresponding address

- 1 pointers in the address table 35. Therefore, steps 42 to 45 are repeatedly
- 2 performed a number of times corresponding in number to assignment
- 3 request signals received from the CPU 25.
- When a frame is formulated, the framing unit 22 sequentially reads
- 5 address pointers from the starting address of the address pointer table 35.
- 6 Using the read address pointers, the framing unit reads the contents of the
- 7 control data table 32 and inserts transmit data into assigned slots of the frame
- 8 for transmission.